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Abstract 
 
Unipolar switched single-phase inverters experience lower switching losses and cause less EMI when compared with 
bipolar switched inverters. However, these benefits come at the expense of increased distortion in the current 
waveform near the voltage zero-crossing. Moreover, it is demonstrated in this paper that switching delay causes 
generation of low frequency harmonics in the current waveform. In spite of that, unipolar switched inverters can be 
designed to operate within harmonic limits specified by the Australian Standard 4777.2.   
 
 
1. INTRODUCTION 
 
The conversion efficiency of single-phase, PWM, 
current controlled inverters can be improved by using 
unipolar switching [1]. Significant reduction in 
voltage transitions during switching is also an 
advantage from the point of view of EMI generation.  
 
The advantages of current control such as active 
current wave shaping, inherent current limitation, 
automatic synchronisation with the utility grid and 
elimination of lower order harmonics has been 
realised [2]. For simplicity and excellent dynamic 
performance characteristics the current loop may be 
based on hysteretic control [3].  
 
It could be postulated that a unipolar switched 
inverter with hysteretic current control will have all 
the advantages listed above. But such inverters also 
have inherent problems that may need attention. 
These include: 
 
(a) variation in the inverter switching frequency  
along the AC current waveform [4,5]; 
 
(b) increased distortion near the voltage zero 
crossing [6]; and 
 
(c) generation of low frequency harmonics due 
to switching delay.  
 
The last one of those problems is the focus of this 
paper.  An analysis of hysteretic switching is carried 
out for both the unipolar switched inverter and the 
bipolar switched inverter. The objective of the 
analysis is to confirm that switching delay causes low 
frequency distortion in unipolar switched inverters 
with hysteretic current control. 
 
The paper also explores the question of compliance to 
Australian Standard 4777.2.   
 
2. INVERTER SYSTEMS  
 
Figure 1 shows a simplified diagram of the inverter 
voltage control loop (VCL) and current control loop 
(CCL). The function of the VCL is to keep the DC 
voltage relatively constant. In doing so, balance 
between input DC power and output AC power is 
achieved. Increased insolation level will cause the 
bulk capacitor voltage vc to tend to rise. This in turn 
causes the DC voltage error ve and AC reference 
current isref to increase. The current controller 
provides switching signals for the inverter switches so 
that ip closely follows isref causing the AC power to 
rise and match the increased DC power. 
 
Current control may be based on unipolar switching 
or bipolar switching. 
 
2.1 Unipolar Mode 
 
Hysteretic control with a fixed tolerance band, Itol, is 
used to force current ip to track the reference 
sinusoidal current isref. The controller forces the 
bridge into one of four possible states depending on 
the need to make pi  rise or fall and on the polarity 
of vs. Whenever pi  s falling and reaches the bottom 
current limit, pi - 0.5Itol, pi is made to rise by 
switching on TA+ and TB- if vs is positive or TB+ and 
TA- if vs is negative. Due to circuit component 
imperfections there is a time delay td between the 
instant pi  reaches the bottom current limit and the 
instant the inverter changes state (Figure 2). 
Whenever pi  reaches the top current limit, 
pi +0.5Itol, pi is made to fall by turning off one of 
the previously conducting pair of transistors. Again 
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there is a time delay between the instant pi reaches 
the top limit and the instant the inverter changes state. 
 
Figure 1: Single-phase grid connected PV inverter 
system. 
 
(Is = peak of isref) 
 
Figure. 2: Hysteretic current control  
 
2.2 Bipolar Mode 
 
Figures 1 and 2 are applicable. If we ignore blanking 
times the inverter operates in one of two states. 
Transistors TA+ and TB- are switched on when current 
is reaches the bottom limit of the tolerance band. 
Transistors TB+ and TA- are switched on when current 
is reaches the top limit. There is a time delay between 
the instant when is reaches a tolerance band limit and 
the instant the inverter changes state. 
 
3. Low Frequency Distortion 
 
SIMULINK® models were used to simulate unipolar 
and bipolar switching. Figure 3 shows the unipolar 
switching model and a similar model was developed 
for bipolar switching. The inverter switches were 
assumed to be perfect. An RLC ripple filter was 
added to filter out switching frequency harmonics 
(figure 4). The following values were used: 
 
Vs= 240 V;   Itol = 0.2 A;   Vc = 400 V;  
 
Iref = 4.0 A and 0.5 A;   td= 2 µs and 8 µs;  
CF= 2 µF; L1 = 8.0 mH; L2 = 2.0 mH ; Rc = 5Ω ; 
 
The rationale behind the choice of component values 
for the filter components is given in reference 5. That 
filter has practically no effect on low frequency 
harmonics. 
 
 
Figure 3 SIMULINK model of the current loop  
 
 
Figure 4: Ripple filter configuration 
 
The time delay td represents a combination of 
component delays including current sensor, gate drive 
and main switching transistor. On grounds of power 
loss minimisation a Hall effect current sensor is 
preferred compared to a shunt resistor. However there 
is usually a need to keep cost down and this means 
that the quality of the selected Hall effect sensor will 
be such that it outputs a signal that is delayed. by, 
typically, a few microseconds compared with the 
actual current. The above values of td have been 
chosen to reflect this. 
 
Simulation results are shown in figures 5 and 6. 
Harmonic analysis carried out on the current 
waveforms reveals significant levels of low frequency 
harmonics in the output of the unipolar switched 
inverter, whereas they are practically non-existent in 
 
 
Inverter
Bridge 
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the case of the bipolar switched inverter (figures 7 
and 8). 
 
(a) Inverter supplying 4.0 A  
 
 
(b) Inverter supplying 0.5 A 
 
Figure 5: Filtered output current from unipolar 
switched inverter 
 
 
(a) Inverter supplying 4.0 A 
 
 
(b) Inverter supplying 0.5 A 
 
Figure 6: Filtered output current from bipolar 
switched inverter 
 
(a) Unipolar Inverter supplying 0.5 A (td = 8 µs) 
 
 
(b) Bipolar Inverter supplying 0.5 A (td = 8 µs) 
 
Figure 7: Low Frequency current harmonics 
 
4.  Origin of Low Frequency Harmonics  
 
Refer to figure 2. Reference current isref , the bottom 
limit of the tolerance band and the top limit of the 
band are all varying sinusoidally at power frequency. 
But over the relatively short duration of one inverter 
switching cycle, they can all be assumed to be straight 
lines. It is also assumed that is rises and falls linearly 
during a switching cycle. Based on those 
assumptions, expressions will be derived for iav which 
represents current ip averaged over one inverter 
switching cycle. Current iav, although averaged, is a 
function of time and may be regarded as current ip 
with all the switching frequency harmonics filtered by 
a ripple filter but with any low frequency harmonic 
remaining intact. 
 
4.1 Unipolar Switching 
 
During the rise time of ip we have: 
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Similarly during the current fall-time we have: 
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The ripple free current iav is given by: 
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The following can be deduced from equation 5: 
 
(a) If switching delay is set to zero, not 
surprisingly, current iav matches the 
reference current iref exactly. 
(b) A non-zero switching delay results in iav 
being higher than iref for half of the time and 
lower for the other half (figure 8) signifying 
the presence of low frequency distortion. 
(c) Percentage distortion due to low frequency 
harmonics is much higher at lower output 
current (figure 8 (b)). 
 
The fundamental reason for iav being higher than isref 
at lower values of vs is that ip is driven by a higher 
voltage, which is vc- sv , when it is rising above the 
top tolerance limit compared to the voltage, sv , that 
drives ip when it is falling below the bottom limit. 
Similarly iav is lower than isref at higher values of vs 
because is is driven by a lower voltage, which is Vc- 
sv , when it is rising above the upper tolerance limit 
and by a higher voltage, sv , when it is falling below 
the bottom limit. 
 
4.2 Bipolar Switching 
 
During the rise time of ip we have: 
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Similarly during the current fall-time we have: 
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The ripple free current iav is given by: 
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The following can be deduced from equation 10: 
 
(a) As in the unipolar case, if switching delay is 
set to zero current iav matches the reference 
current exactly. 
(b) Current iav is always lower than isref with the 
difference at a given time instant being 
proportional to the value of isref at that 
instant. This signifies that although iav is 
lower than isref, there is no harmonic content 
in iav. 
(c) The percentage difference between current 
iav and current is is higher at lower inverter 
output current (figure 9). 
The fundamental reason for iav being lower than isref  
is that ip is driven by a lower voltage, which is Vc-
sv , when it is rising above the top tolerance limit 
and by a higher voltage, which is Vc + sv , when it is 
falling below the bottom tolerance limit. The 
difference between those two voltages is equal to 
twice vs, which is sinusoidal. This makes the 
difference between iav and is sinusoidal implying that 
iav is harmonic free. 
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(a) Inverter supply 4.0 A 
iav 
isref 
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(b) Inverter supply 0.5 A 
 
Figure. 8: Unipolar Switched Inverter: Output Current 
with Switching Ripple Removed. 
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(a) Inverter supply 4.0 A 
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(b) Inverter supply 0.5 A 
 
Figure. 9: Bipolar Switched Inverter: Output Current 
with Switching Ripple Removed 
 
5. Practical Implications 
 
 
Figure 10: Unipolar: Effect of delay on 3rd harmonics 
Figure 11: Unipolar: Total harmonics Distortion 
 
An inverter selected for in grid-connected PV 
applications has to meet the requirements of a 
relevant standard that specifies distortion limits. In 
Australia this would be AS4777.2. The question is 
whether the levels of low frequency harmonics in the 
output of unipolar inverters fall within the limits 
specified by the standard. This question is best 
answered on a case by case basis. For the inverter 
considered in section 3 above, the third harmonic is 
the worst one and its levels are shown in figure 10. 
Total harmonic distortion is shown in figure 11. It has 
been assumed that non-zero switching delay is the 
only reason for the generation of low frequency 
harmonics. The inverter is designed for a rated output 
of 4 A, therefore it would satisfy the requirements of 
AS4777.2 even if switching delay is as high as 8 µs. 
Individual levels for the second to the ninth harmonic 
should be limited to 4% whereas total harmonic 
distortion should be limited to 5% [7].  
 
6. CONCLUSION  
 
Switching delay causes low frequency distortion in 
grid-connected unipolar switched inverters using 
hysteretic current control. A simple switching model 
has been used to explain how low frequency 
harmonics are generated. It has been shown that the 
unipolar inverter can still be designed to meet the 
requirements of AS4777.2. In spite of that, methods 
to reduce the percentage THD at low lower levels are 
currently being investigated. 
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